											REVIS	SIONS	1							
				LTR DESCRIPTION				ION				DATE			APPROVED					
							_		_	_	_			_					_	
ı																				
ı																				
ı																				
Prepared in	n accordai	nce with	ASME \	Y14.24												Ve	ndor it	em dra	awing	
REV																				
PAGE																				
REV																				
PAGE																				
		DE''																		
REV STAT		REV						<u> </u>		-			4.0		40	4.0	4.	4-	4.0	4-
J. I AGE		PAGE		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
PMIC N/A				RED BY						DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990										
											h	الات \//ttp://							il/	
Original da	te of draw	ring (CHECK	ED BY						TIT		•								
	MM-DD	9		SH PITH	ADIA							י⊃פוי	י דון	בויטוח	ΓΔΙΙ	INIE /	\P 1	/ DIT		
			VED BY		_				8 C	CROC	NEL,	ا , ا ال 250	kSPS	SAF	.iiv⊏ <i>F</i> R AN	ALO(4 DII 3 TO	,		
			CHAR	LES F. S	SAFFL	.E					SITAL									
			SIZE	COI	DE IDE	NT. N	Ю.			DW	G NO.									
			Α			16	236						\	/62	/12	64	5			
		-	REV							PAG	GE 1	OF	17							
										1									962-V(

AMSC N/A 5962-V014-13

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 14 bit, 8 channel 250 kilo symbols per second (kSPS) successive approximation register (SAR) analog to digital converter (ADC) microcircuit, with an operating temperature range of -55°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/12645	-	<u>01</u> T	X T	Ę
Drawing		Device type	Case outline	Lead finish
number		(See 1.2.1)	(See 1.2.2)	(See 1.2.3)

1.2.1 Device type(s).

Device type	<u>Generic</u>	<u>Circuit function</u>
01	AD7949	14 bit, 8 channel 250 kSPS successive approximation register (SAR) analog to digital converter

1.2.2 Case outline(s). The case outline(s) are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
X	20	MO-220-VGGD-1	Lead frame chip scale quad package

1.2.3 <u>Lead finishes</u>. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
Α	Hot solder dip
В	Tin-lead plate
С	Gold plate
D	Palladium
E	Gold flash palladium
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE CODE IDENT NO. A 16236		DWG NO. V62/12645		
		REV	PAGE 2		

1.3 Absolute maximum ratings. 1/

Analog inputs (IN _X) and common channel inputs (COM _X)	GND $-$ 0.3 V to V _{DD} + 0.3 V or V _{DD} \pm 130 mA
Reference input/output (REF)	GND – 0.3 V to V _{DD} + 0.3 V
Internal reference output / reference buffer input (REFIN)	GND – 0.3 V to V _{DD} + 0.3 V
Power supply (VDD) and input/output interface digital power (VIO) to GND	0.3 V to +7 V
V _{IO} to V _{DD}	0.3 V to V _{DD} + 0.3 V
Data input (DIN), convert input (CNV), serial data clock input (SCK) to GND	0.3 V to V _{IO} + 0.3 V
Serial data output (SDO) to GND	0.3 V to V _{IO} + 0.3 V
Junction temperature range (T _J)	150°C
Storage temperature range (T _{STG})	65°C to +150°C
Thermal impedance, junction to case(θ _{JC})	4.4°C/W
Thermal impedance, junction to ambient (θJA)	47.6°C/W
1.4 Recommended operating conditions. 2/	
Operating free-air temperature range (T _A)	55°C to +125°C

Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE CODE IDENT NO. A 16236		DWG NO. V62/12645
		REV	PAGE 3

^{1/} Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. APPLICABLE DOCUMENTS

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or online at http://www.jedec.org)

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.
 - 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V},$	Temperature,	Device type	Lin	2 2 -0.1 VREF + 0.1 -0.1 +0.1 VREF/ VREF/	Unit
		$V_{IO} = 1.8 \text{ V to } V_{DD},$ $V_{REF} = V_{DD},$ unless otherwise specified	TA TA	,,	Min	Max	
Resolution			-55°C to +125°C	01	14		Bits
Analog input.	•		•	•			
Voltage range		Unipolar mode	-55°C to +125°C	01	0	+V _{REF}	V
		Bipolar mode			-V _{REF} /		
Absolute input voltage		Positive input, unipolar and bipolar modes	-55°C to +125°C	01	-0.1		V
		Negative or COM input, unipolar mode			-0.1	+0.1	
		Negative or COM input, bipolar mode			V _{REF} / 2 – 0.1	V _{REF} / 2 + 0.1	
Analog input CMRR		f _{IN} = 250 kHz	-55°C to +125°C	01	68 ty	pical	dB
Leakage current	I _{LK}	Acquisition phase	+25°C	01	1 ty	pical	nA
Throughput	1		1	I			
Conversion rate							
Full bandwidth 2/	FBW	V _{DD} = 4.5 V to 5.5 V	-55°C to +125°C	01	0	250	kSPS
		V _{DD} = 2.3 V to 4.5 V			0	200	
1/4 bandwidth <u>2</u> /		V _{DD} = 4.5 V to 5.5 V	-55°C to +125°C	01	0	62.5	kSPS
		V _{DD} = 2.3 V to 4.5 V			-VREF/ 2 +VREF/ 2 1 -0.1		
Transient response		Full scale step, full bandwidth	-55°C to +125°C	01		1.8	μS
		Full scale step, 1/4 bandwidth				14.5	
Accuracy							
No missing codes	NMC		-55°C to +125°C	01	14		Bits
Integral linearity error	ILE		-55°C to +125°C	01	-1	+1	LSB <u>3</u> /
Differential linearity error	DLE		-55°C to +125°C	01	-1	+1	LSB
Transition noise	NT	REF = V _{DD} = 5 V	+25°C	01	0.1 ty	pical	LSB

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 5

TABLE I. Electrical performance characteristics – Continued. $\underline{1}/$

Test	Symbol	Conditions $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V},$	Temperature,	Device type	Lir	nits	Unit
		$V_{IO} = 1.8 \text{ V to } V_{DD}$, $V_{REF} = V_{DD}$, unless otherwise specified	, A		Min	Max	
Accuracy – continued.	•					1	•
Gain error 4/	AE		-55°C to +125°C	01	-5	+5	LSB
Gain error match	AEM		-55°C to +125°C	01	-1	+1	LSB
Gain error temperature drift	ΔΑΕ/ΔΤ		-55°C to +125°C	01	±1 ty	ypical	ppm/ °C
Offset error 4/	OE		-55°C to +125°C	01	±0.5	typical	LSB
Offset error match	OEM		-55°C to +125°C	01	-1	+1	LSB
Offset error temperature drift	ΔΟΕ/ΔΤ		-55°C to +125°C	01	±1 ty	ypical	ppm/ °C
Power supply sensitivity	PSS	V _{DD} = 5 V ± 5%	-55°C to +125°C	01	±0.2	typical	LSB
AC Accuracy <u>5</u> /			•				
Dynamic range	DR		-55°C to +125°C	01	85.6	typical	dB <u>6</u> /
Signal to noise	SN	f _{IN} = 20 kHz, V _{REF} = 5 V	-55°C to +125°C	01	84.5		dB
		f _{IN} = 20 kHz, V _{REF} = 4.096 V internal REF			85 typical		
		f _{IN} = 20 kHz, V _{REF} = 2.5 V internal REF			84 ty	ypical	
Signal to noise and distortion	SINAD	f _{IN} = 20 kHz, V _{REF} = 5 V	-55°C to +125°C	01	84		dB
		f _{IN} = 20 kHz, V _{REF} = 5 V, -60 dB input			33.5 typical		
		f _{IN} = 20 kHz, V _{REF} = 4.096 V internal REF			85 ty	ypical	
		f _{IN} = 20 kHz, V _{REF} = 2.5 V internal REF			84 typical		

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 6

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions $V_{DD} = 2.3 \text{ V to } 5.5 \text{ V},$	Temperature,	Device type	Lir	nits	Unit	
		$V_{IO} = 1.8 \text{ V to } V_{DD},$ $V_{REF} = V_{DD},$ unless otherwise specified	.,		Min	Max		
AC Accuracy – continue	d. <u>5</u> /	1	-			•	•	
Total harmonic distortion	THD	f _{IN} = 20 kHz	-55°C to +125°C	01	-100	typical	dB	
Spurious free dynamic range	SFDR	f _{IN} = 20 kHz	-55°C to +125°C	01	108 t	ypical	dB	
Channel to channel crosstalk	СССТ	f _{IN} = 100 kHz on adjacent channel(s)	-55°C to +125°C	01	-125	typical	dB	
Sampling dynamics			1					
-3 dB input bandwidth	bandwidth Full bandwidth -55°C to +125°C 01		01	1.7 t	ypical	MHz		
		1/4 bandwidth			0.425 typical			
Aperature delay		V _{DD} = 5 V	-55°C to +125°C	01	2.5 t	ypical	ns	
Internal reference	•		-				•	
REF output voltage		2.5 V	+25°C	01	2.490	2.510	V	
		4.096 V			4.086	4.106		
REFIN output 7/		2.5 V	+25°C	01 1.2 typical		ypical	V	
voltage		4.096 V			2.3 typical			
REF output current			-55°C to +125°C	01	±300	typical	μА	
Temperature drift			-55°C to +125°C	01	±10 t	ypical	ppm/ °C	
Line regulation	VRLINE	V _{DD} = 5 V ± 5%	-55°C to +125°C	01	±15 t	ypical	ppm/ V	
Long term drift		1000 hours	-55°C to +125°C	01	50 ty	/pical	ppm	
Turn on settling time	ton	CREF = 10 μF	-55°C to +125°C	01	5 ty	pical	ms	
External reference	•	1	-				•	
Voltage reference		REF input	-55°C to +125°C	01	0.5	V _{DD} + 0.3	V	
		REFIN input (buffered)			0.5	V _{DD} - 0.5		
Current drain		250 kSPS, REF = 5 V	-55°C to +125°C	01	50 ty	/pical	μА	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 7

TABLE I. $\underline{\text{Electrical performance characteristics}}$ – Continued. $\underline{1}/$

Test	Symbol	Conditions V _{DD} = 2.3 V to 5.5 V,	Temperature,	Device type	Lin	nits	Unit
		$V_{IO} = 1.8 \text{ V to V}_{DD},$ $V_{REF} = V_{DD},$ unless otherwise specified			Min	Max	
Temperature sensor				•	•		•
Output voltage 8/	Vout		+25°C	01	283 t	ypical	mV
Temperature sensitivity			-55°C to +125°C	01	1 typ	oical	mV/ °C
Digital inputs	1						
Input low voltage	V _{IL}		-55°C to +125°C	01	-0.3	+0.3 x V _{IO}	V
Input high voltage	V _{IH}		-55°C to +125°C	01	0.7 x V _{IO}	V _{IO} + 0.3	V
Input low current	I _{IL}		-55°C to +125°C	01	-1	+1	μА
Input high current	lін		-55°C to +125°C	01	-1	+1	μΑ
Digital outputs	•			l	I		l
Data format 9/							
Pipeline delay 10/							
Output low voltage	V _{OL}	I _{SINK} = +500 μA	-55°C to +125°C	01		0.4	V
Output high voltage	Voн	I _{SOURCE} = -500 μA	-55°C to +125°C	01	V _{IO} - 3		V
Power supplies							
Power supply voltage	V _{DD}	Specified performance	-55°C to +125°C	01	2.3	5.5	V
Input/output interface digital power	V _{IO}	Specified performance	-55°C to +125°C	01	2.3	V _{DD} + 0.3	٧
		Operating range			1.8	V _{DD} + 0.3	
Standby 11/12/ current	I _{SB}	V _{DD} and V _{IO} = 5 V	+25°C	01	50 ty	pical	nA

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 8

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

Test	Symbol	Conditions V _{DD} = 2.3 V to 5.5 V,	Temperature,	Device type	Limits		Unit
		$V_{IO} = 1.8 \text{ V to } V_{DD}$,		Min	Max	
		$V_{REF} = V_{DD}$, unless otherwise specified					
Power supplies – continu	ied.						
Power dissipation	PD	V _{DD} = 2.5 V, 100 SPS throughput	-55°C to +125°C	01	1.5 ty	/pical	μW
		V _{DD} = 2.5 V, 100 kSPS throughput				2.0	mW
		V _{DD} = 2.5 V, 200 kSPS throughput				4.0	
		V _{DD} = 5 V, 250 kSPS throughput				12.5	
		V _{DD} = 5 V, 250 kSPS throughput with internal reference				15.5	
Energy conversion			-55°C to +125°C	01	50 ty	pical	nJ
Temperature range specified performance				01	-55	+125	°C

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 9

TABLE I. <u>Electrical performance characteristics</u> – Continued. $\underline{1}/$

Test	Symbol	Conditions VDD = 4.5 V to 5.5 V,	Temperature,	Device type	Lin	nits	Unit	
		V _{IO} = 1.8 V to V _{DD} , see figures 3 and 4 unless otherwise specified			Min	Max	_	
Conversion time: CNV rising edge to data available	tCONV		-55°C to +125°C	01		2.2	μS	
Acquisition time	t _{ACQ}		-55°C to +125°C	01	1.8		μS	
Time between conversion	tcyc		-55°C to +125°C	01	4.0		μS	
Data write/read during conversion	tDATA		-55°C to +125°C	01		1.0	μS	
CNV pulse width	tCNVH		-55°C to +125°C	01	10		ns	
SCK period	tsck		-55°C to +125°C	01	tDSDO + 2		ns	
SCK low time	tSCKL		-55°C to +125°C	01	11		ns	
SCK high time	tsckh		-55°C to +125°C	01	11		ns	
SCK falling edge to data remains valid	tHSDO		-55°C to +125°C	01	4		ns	
SCK falling edge to data valid delay	t _{DSDO}	V _{IO} above 2.7 V	-55°C to +125°C	01		18	ns	
data valid delay		V _{IO} above 2.3 V					23	
		V _{IO} above 1.8 V				28		
CNV low to SDO D15 MSB valid	t _{EN}	V _{IO} above 2.7 V	-55°C to +125°C	01		18	ns	
MOD Vallu		V _{IO} above 2.3 V				22		
		V _{IO} above 1.8 V				25		
CNV high or last SCK falling edge to SDO high impedance	tDIS		-55°C to +125°C	01		32	ns	
CNV low to SCK rising edge	tCLSCK		-55°C to +125°C	01	10		ns	
DIN valid setup time from SCK rising edge	tSDIN		-55°C to +125°C	01	5		ns	
DIN valid hold time from SCK rising edge	tHDIN		-55°C to +125°C	01	5		ns	

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 10

TABLE I. Electrical performance characteristics - Continued. 1/

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ The bandwidth is set in the configuration register.
- 3/ LSB means least significant bit. With the 5 V input range, one LSB = 305 μ V.
- 4/ These specifications include full temperature range variation but, not the error contribution from the external reference.
- 5/ Unless otherwise specified, $V_{DD} = 5 \text{ V}$.
- 6/ Unless otherwise specified, all specifications expressed in decibels are referred to a full scale input FSR and tested with an input signal at 0.5 dB below full scale.
- 7/ This is the output from the internal band gap.
- 8/ The output voltage is internal and present on a dedicated multiplexer input.
- 9/ Unipolar mode: serial 14 bit straight binary. Bipolar mode: serial 14 bit two's complement.
- 10/ Conversion results available immediately after completed conversion.
- $\underline{11}\!/$ With digital inputs forced to V_{IO} or GND as required.
- 12/ During acquisition phase.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 11




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 12

	Dimensions				
Symbol	Inch	nes	Millin	neters	
	Min	Max	Min	Max	
А	.031	.039	0.80	1.00	
A1	.0007	.001	0.02	0.05	
A2	.025	.031	0.65	0.80	
b	.007	.011	0.18	0.30	
D/E	.157 BSC		4.00	BSC	
D1/E1	.147	BSC	3.75	BSC	
е	.019	BSC	0.50	BSC	
e1	.092	.104	2.35	2.65	
S	.011	.019	0.30	0.50	

NOTES:

- Controlling dimensions are millimeter, inch dimensions are given for reference only.
 Falls within reference to JEDEC MO-220-VGGD-1.

FIGURE 1. <u>Case outline</u> - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 13

Device type	01	
Case outline	X	
Terminal number	Terminal symbol	
1	V_{DD}	
2	REF	
3	REFIN	
4	GND	
5	GND	
6	IN 4	
7	IN 5	
8	IN 6	
9	IN 7	
10	COMM	
11	CNV	
12	DIN	
13	SCK	
14	SD0	
15	V _{IO}	
16	IN 0	
17	IN 1	
18	IN 2	
19	IN 3	
20	V _{DD}	

NOTE: The exposed pad is not connected internally. For increased reliability of the solder joints, it is recommended that the pad be soldered to the system ground plane.

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 14

Terminal symbol	Туре	Description
V _{DD}	Power	Power supply. Nominally 2.5 V to 5.5 V when using an external reference and decoupled with 10 μF and 100 nF capacitors. When using the internal reference for 2.5 V output, the minimum should be 3.0 V. When using the internal reference for 4.096 V output, the minimum should be 4.5 V.
REF	Analog input/ output	Reference input/output. When the internal reference is enabled, this pin produces a selectable system reference = 2.5 V or 4.096 V. When the internal reference is disabled and the buffer is enabled, REF produces a buffered version of the voltage present on the REFIN pin (4.096 V maximum), useful when using low cost, low power references. For improved drift performance, connect a precision reference to REF (0.5 V to $V_{DD})$. For any reference method, this pin needs decoupling with an external 10 μF capacitor connected as close to REF as possible.
REFIN Analog input/ output		Internal reference output/ reference buffer input. When using the internal reference, the internal unbuffered reference voltage is present and needs decoupling with a 0.1 µF capacitor. When using the internal reference buffer, apply a source between 0.5 V and 4.096 V that is buffered to the REF pin as described above.
GND	Power	Power supply ground.
IN4 to IN7	Analog input	Channel 4 through channel 7 analog inputs.
СОМ	Analog input	Common channel input. All input channels; IN[7:0], can be referenced to a common mode point of 0 V or $V_{\mbox{REF}}$ / 2 V.
CNV	Digital input	Convert input. On the rising edge, CNV initiates the conversion. During conversion, if CNV is held high, the busy indicator is enabled.
DIN	Digital input	Data input. This pin is used for writing to the 14 bits configuration register. The configuration register can be written to during and after conversion.
SCK	Digital input	Serial data clock input. This input is used to clock out the data on SDO and clock in data on DIN in an MSB first fashion.
SDO	Digital output	Serial data output. The conversion result is output on this pin, synchronized to SCK. In unipolar modes, conversion results are straight binary; in bipolar modes, conversion results are twos complement.
V _{IO}	Power	Input/output interface digital power. Nominally at the same supply as the host interface (1.8 V, 2.5 V, 3 V, or 5 V).
IN0 to IN3	Analog input	Channel 0 through channel 3 analog inputs.
Exposed pad	No connection	The exposed pad is not connected internally. For increased reliability of the solder joints, it is recommended that the pad be soldered to the system ground plane.

FIGURE 2. <u>Terminal connections</u> - continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 15





FIGURE 3. Load circuit for digital interface timing.



NOTES:

- 1. 2 V if V_{IO} above 2.5 V, V_{IO} 0.5 V if V_{IO} below 2.5 V.
- 2. 0.8 V if V_{IO} above 2.5 V, 0.5 V if V_{IO} below 2.5 V.

FIGURE 4. Voltage levels for timing.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 16

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6. NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/12645-01XE	24355	AD7949SCPZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

24355 Analog Devices

Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062

Point of contact: Raheen Business Park Limerick, Ireland

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/12645
		REV	PAGE 17